Abstract-In order to efficiently extract power from piezoelectric vibration energy harvesters, various active rectifiers have been proposed in the past decade, which include synchronized switch harvesting on inductor (SSHI), synchronous electric charge extraction (SECE), and so on. Although reported active rectifiers show good performance improvements compared to fullbridge rectifiers (FBRs), large off-chip inductors are typically required and the system volume is inevitably increased as a result, counter to the requirement for system miniaturization. In this paper, a fully integrated split-electrode synchronized switch harvesting on capacitors (SSHC) rectifier is proposed, which achieves significant performance enhancement without employing any off-chip components. The proposed circuit is designed and fabricated in a 0.18-µm CMOS process and it is co-integrated with a custom microelectromechanical systems (MEMS) piezoelectric transducer with its electrode layer equally split into four regions. The measured results show that the proposed rectifier can provide up to 8.2× and 5.2× boost, using on-chip and off-chip diodes, respectively, in harvested power compared to an FBR under low excitation levels and the peak rectified output power achieves 186 µW.
environmental vibration is periodic and highly unpredictable, the energy generated by a piezoelectric transducer (PT) cannot be directly used and an interface circuit is needed to rectify the generated power and provide a stable dc supply to the loads. Full-bridge rectifiers (FBRs) are widely employed in most commercially available power management units (PMU) due to their simplicity and stability; however, the low power-extraction efficiency of FBRs limits the usable output power for loads, especially under low ambient excitation levels [4] , [5] . In order to increase rectified power, a variety of active interface circuits have been proposed in the past decades, which include synchronized switch harvesting on inductor (SSHI), synchronous electric charge extraction (SECE), and so on [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] . Although these reported rectifiers show a good performance enhancement compared to FBRs under low excitation levels, they typically require large inductors to achieve good performance and the inductance values can be up to 10's mH. These inductors significantly increase the system volume, especially for microelectromechanical systems (MEMS)-CMOS co-integrated systems, counter to the requirement for system miniaturization.
Recently, an inductorless interface circuit was proposed by Chen et al. [17] which uses a technique called flippingcapacitor rectifier (FCR), which employs a number of switched capacitors (SCs) to synchronously flip the voltage across the PT. The work achieves a fully integrated implementation with high-performance enhancement, thanks to the small inherent capacitance of the PT (C P = 80 pF). The term "high performance" used here and later in this paper means the extracted power ratio between using an active rectifier and using a passive FBR is high, and this ratio is usually in the range of 1-10 for reported interface circuits. However, this small PT with high resonant frequency (110 kHz) used in [17] is typically used in ultrasonic wireless power transfer (WPT) systems and may not be suitable for kinetic vibration energy harvesting since the real-world kinetic vibration typically has a much lower frequency range between 10's Hz and 1's kHz. PTs targeting this frequency range usually have much higher inherent capacitance C P (between 1's and 100's nF), and as a result, the required total capacitance value for the FCR technique will be too large to be implemented on-chip. Besides the FCR technique, a synchronized switch harvesting on capacitors (SSHC) rectifier has been proposed in [18] . Similar to SSHI rectifiers, the SSHC rectifier employs capacitors instead of inductors to perform synchronous voltage flip. The number of employed capacitors can be configured to any positive integer according to the tradeoff on performance and system volume: more capacitors result in higher performance. Fig. 1 shows the circuit diagrams of a FBR, a SSHI rectifier and a SSHC rectifier. While the PT is vibrating, it can be modeled as a current source I P in parallel with a capacitor C P . This equivalent circuit model of a PT has been proven to be inaccurate for PTs with strong electromechanical coupling [19] . However, the PT used in this paper is fabricated in a commercial MEMS process with AlN (Aluminum Nitride) as the piezoelectric material. Due to the low piezoelectric coefficient and coupling factor of AlN, which are around 1-2 orders of magnitude lower than those of lead zirconate titanate (PZT), the electromechanical coupling is weak for AlN and the generated voltage across the PT has very little effect on the mechanical vibrations. In this case, the specified equivalent circuit model comprising a current source and a capacitor is sufficiently accurate. The voltage flip efficiency plot in Fig. 1(c) shows that more SCs in an SSHC rectifier can increase the voltage flip efficiency, hence, the power extraction performance. The relation between voltage flip efficiency and output power will be derived later in Section II-B. Previous work clarifying this relation can also be found in [6] , [16] , [20] , and [21] . According to different applications and performance requirements, the SSHC rectifier can be configured by employing a suitable number of SCs. Despite the performance and configurable architecture of the SSHC rectifier, the SCs are sometimes difficult to be implemented on-chip, since the SCs need to have equal capacitance as C P to achieve optimal performance [18] . The term "optimal performance" used here and later in this paper means the voltage flip efficiency is maximum while varying the capacitance values of the SCs. This peak is achieved while C P is the same as all the SCs and the flip efficiency plot in Fig. 1(c) actually shows the optimal flip efficiency when C P = C SC . Although on-chip implementations can be easily achieved while using small PTs, such as the PT with C P = 80 pF used in [17] , it is almost impossible to implement the SCs on-chip for large PTs in kinetic vibration energy harvesting systems since such PTs typically have C P values between 1's and 100's nF.
In this paper, a fully integrated split-electrode SSHC (SE-SSHC) rectifier is proposed to perform synchronous voltage flip. With the proposed architecture, required SCs to achieve the optimal performance is significantly reduced so that they can be easily implemented on-chip even for PTs with large C P capacitance. Since this design does not require any off-chip component (except for power capacitors), the system volume is significantly reduced while achieving high performance. The rest of this paper is organized as follows. Section II presents the proposed SE-SSHC rectifier and provides power analysis in comparison with an FBR. Detailed circuit implementations are shown in Section III. Measured results and comparisons with state-of-the-art rectifiers are provided in Section IV and a conclusion is provided in Section V.
II. PROPOSED SE-SSHC SYSTEM
As previously discussed, the SSHC rectifier shown in Fig. 1(c) requires all the SCs have the equal capacitance as that of the PT to achieve the optimal performance, such as
This requirement makes on-chip implementation of SCs very impractical when PTs with large C P values are employed. In order to address a fully integrated implementation, the optimal SC values need to be significantly decreased. In the proposed SE-SSHC system, an SE PT is employed with its electrode layer split into several regions, assuming n regions (n = 4 in this paper). During the voltage flip time instants, the four regions are temporarily connected in series so that the effective capacitance of the PT is decreased by 4 2 = 16 times, as shown in Fig. 2 . As a result, the required SCs in the SSHC rectifier are also decreased by 16 times such that they can be implemented on-chip. In this paper, the PT is designed and fabricated in a commercial MEMS process. In order to achieve this design, the n regions need to be completely separated for all the layers in the MEMS process, including the top electrode layer, piezoelectric layer, and doped-Silicon substrate layer. These n regions are strongly coupled with a common proof mass at the free end of the cantilever. With this design, the n regions are mechanically coupled and electrically insulated. As a result, the signals generated from all the regions are identical in amplitude, frequency, and phase; hence, they can be perfectly connected in parallel or in series [22] . This section presents the proposed SE-SSHC rectifier at the system level. The performance compared with an FBR is then theoretically analyzed. Fig. 3 shows the system architecture of the proposed SE-SSHC rectifier co-integrated with a PT with its electrode split into four regions. The regions of the PT are connected into the SE-SSHC system through the "connection configuration" block, which configures the connection of the four regions according to the signal PARA. At each zero-crossing moment of the current source generated from the PT, the "zero-crossing detection" block generates a rising edge in the signal SYN by monitoring voltages at nodes V P4 and V N1 . A signal PN is also generated indicating the polarization of the voltage across the PT, noted as V PT , which equals V P4 − V N1 . Following the rising edge of SYN, 2k + 1 pulses are sequentially generated, where k is the number of SCs enabled for an SSHC rectifier. In the meantime, the signal PARA is pulled down to force a series connection of the four electrode regions and to disconnect the system from the FBR during the voltage flip instants. The following "pulse sequence" block sequences the 2k + 1 pulses according to the signal PN to flip V PT from positive to negative or vice versa. The sequenced 2k + 1 pulses drive the "switch control" block together with the on-chip SCs to perform voltage flip. After the voltage flip is complete, PARA goes back to high to configure the four regions back to a parallel connection until the next zerocrossing moment. An on-chip voltage regulator is employed to generate a 1.5-V dc supply for the system. Fig. 4 shows one connection configuration cycle while V PT is being flipped from positive to negative. Fig. 4(a) is the moment to commence the voltage flip, which is also the zero-crossing moment of I P . Before voltage flip commences, the four regions of the PT is configured to be connected in series, as shown in Fig. 4(b) . Fig. 4 (c)-(e) shows how the voltage is flipped with 2k + 1 sequential pulses, where k is the number of SCs enabled in an SSHC rectifier. The first k pulses connect the PT to all the k SCs sequentially from C 1 to C k . The middle pulse shorts the PT to clear the remaining charge in the PT. The last k pulses connect the k SCs to the PT sequentially, but in a reversed order (from C k to C 1 ) and in an opposite polarization compared to the first k pulses. After all, these 2k + 1 pulses, the voltage across the PT is flipped, as shown in Fig. 4(f) . The four regions of the PT are then configured back to a parallel connection shown in Fig. 4(g) . When the voltage across the PT needs to be flipped from negative to positive, the configuration cycle is reversed to be from Fig. 4(g) to (a) .
A. System Architecture

B. Performance Analysis
In order to evaluate the performance enhancement of the proposed circuit, it is useful to analyze the rectified power of a passive FBR. Fig. 5 shows the circuit diagram of a FBR and the associated waveforms. When the PT is vibrating, it can be modeled as a current source, I P , in parallel with a capacitor, C P . The current source can be expressed as I P = I 0 sin (ωt), where ω = 2π f P and f P is the excitation frequency. In a half period of I P , the total generated charge by the PT can be expressed as
While the PT is in an open circuit, the open-circuit zero-topeak amplitude can be shown as
When the PT is connected to a FBR, the FBR sets a voltage threshold for V PT to overcome and V PT needs to attain either V S + 2V D or −(V S + 2V D ) before generated charge can be transferred into the power capacitor C S , where V S is the voltage across the capacitor C S and V D is the forward voltage drop of the diodes. For each half period, V PT needs to be flipped from ±(V S + 2V D ) to ∓(V S + 2V D ) and the charge used to flip V PT between these two voltage levels is not extracted. Hence, the remaining charge transferred into C S can be written as
Assuming the voltage increase in C S in a half I P period is very small compared to V S value, the extracted power stored in C S can be expressed as
The peak value of P FBR can be found by setting the derivative of (4) to 0 and the optimal value of V S to achieve the peak power is While V S achieves its optimal value shown in (5), the peak extracted power by a FBR can be expressed as
The power expressed in (6) is the peak power while V S = V S,opt . While off-chip Schottky diodes are employed, the effective voltage drop V D at the current level of I P can be very low and V D can be ignored in this case. However, on-chip Schottky diodes usually have higher V D values and the voltage drop cannot be ignored for fully integrated systems.
The extracted power of a synchronized switch harvesting (SSH) rectifier will also be analyzed to show the improvement compared with the FBR. Fig. 6 shows the circuit diagram of an SSH rectifier and the associated waveforms. An SSH rectifier aims to synchronously flip the voltage V PT every half period of I P to minimize the charge wastage due to flipping V PT with the generated charge by the PT. However, there is some voltage loss after voltage flip and it is shown as V L in the waveform of V PT . The loss ratio after voltage flip can be written as
Some amount of charge generated by the PT is used to compensate the loss V L ; hence, the remaining charge transferred into C S can be written as
Therefore, the extracted power stored in C S can be expressed as The above-mentioned equation attains its maximum power while V S satisfies
The maximum output power of a SSH rectifier can then be written as
Comparing the peak power values for a FBR in (6) and a SSH rectifier in (11), the performance enhancement of a SSH rectifier can be expressed as
Equation (12) is plotted in Fig. 7 with V D = 0.25 V (on-chip diodes). The three lines represent values for three voltage flip loss ratios of η L = 0.3, η L = 0.5, and η L = 0.7, which are approximately equal to measured values while enabling eight, three, and one SCs, respectively, in the proposed SE-SSHC rectifier in Section IV. It can be seen that P SSH /P FBR is higher when loss ratio is lower (or flip efficiency is higher). If discrete Schottky diodes are employed, the voltage drop V D can be ignored and the above becomes 2/η L . It can be seen that the performance enhancement of a SSH rectifier depends on the voltage flip efficiency (or loss ratio η L ) and the loss ratio can be decreased by employing larger inductors in SSHI rectifiers or employing more SCs in SSHC rectifiers.
III. CIRCUIT IMPLEMENTATIONS
From the system architecture shown in Fig. 3 , it can be seen that there are five main blocks in the proposed SE-SSHC interface circuit, which are the "connection configuration," "zero-crossing detection," "pulses generation," "pulses sequence," and "switch control" (including eight on-chip configurable SCs) blocks. The detailed transistor-level circuit diagrams and operations for all the blocks are presented in this section. Fig. 8 shows the circuit diagram of the connection configuration block, which connects the four regions of the PT into the SE-SSHC rectification system. Since the four regions need to be connected in series during voltage flip moments, this block configures the connection of the PT according to the signal PARA. While PARA is high, the four regions are electrically connected in parallel, otherwise, in series. During the series connection, the four regions should be connected with consideration of voltage polarity of each region so that the series-connected model results in a summed-up voltage. Regardless of which connection configuration is chosen, nodes V P4 and V N1 are always connected to the system.
A. Connection Configuration
B. Zero-Crossing Detection
The circuit diagram and associated waveforms of the zerocrossing detection block are shown in Fig. 9 . The voltage flip occurs while the current source generated from the PT is close to zero, which is also the moment when V PT achieves its peak value, where V PT = V P4 − V N1 . In order to find this moment, two continuous-time comparators are employed to compare V P4 and V N1 with a reference voltage V ref . While V PT achieves At this moment, a rising edge is generated in the signal SYN and it keeps high until the voltage V PT is completed flipped. In this block, the signal PN is also generated to indicate the polarization of V PT at the moment of the rising edge of SYN. This signal is used in the following blocks to sequence up to 17 pulses according to the voltage flip direction, from ±(
C. Pulse Generation and Sequencing
Fig . 10 shows the circuit diagram and waveforms of the pulse generation block. In this implementation, the number of employed on-chip SCs in the SSHC rectifier is chosen at k = 8; hence, up to 17 (2k + 1) pulses should be generated to perform voltage flip. In this block, 17 pulse cells are employed to generate up to 17 non-overlapping sequential pulses. At each rising edge of the input signal SYN, the 17 pulse cells are sequentially driven to generate one individual pulse in each cell. The eight on-chip SCs can be selectively enabled by eight input signals E N 1 − EN 8 and the pulse φ 0 is enabled by EN 0 . While all of the nine EN signals are low, the entire system simply works as an FBR since all of the switches in the SSHC rectifier keep OFF. While only E N 0 is enabled, the system works as a switch-only rectifier, which has been presented in [6] . The input EN 0 is forced to high if any of EN 1 − EN 8 are high because the phase φ 0 is indispensable in an SSHC rectifier to clear the residual charge in C P in the middle phase of the voltage flip process. Besides the up to 17 pulses, the signal PARA keeps low during the entire voltage flip process to configure the four regions of the PT to a series connection. The circuit diagram of a pulse cell is also presented in the figure and it shows that one individual pulse is generated by ANDing the delayed and inverted version of the input signal. All of the 17 pulse cells are identical and the input of each cell is the output of the previous cell, except that the input of the first cell is SYN. The delay in one cell is performed using two weak inverters charging an on-chip capacitor, which can be adjusted to tune the pulsewidth of the generated pulse signal. The three switches in the pulse cell aim to enable and bypass the selected cells according to the EN signals.
Before the 17 pulses are used to drive the switches to perform voltage flip, they need to be sequenced according to the voltage flip directions, which is the signal PN. When PN is high, the voltage across the PT is positive and it needs to be flipped toward negative; hence, the sequence of the 17 pulses should be
The first eight pulses aim to sequentially transfer charge from the PT to the eight SCs, C 1 to C 8 . The middle pulse φ 0 clears the residual charge in the PT and the following eight pulses sequentially connect the eight SCs in an opposite sense to flip the voltage V PT toward negative. When PN is low, the voltage V PT needs to flipped from negative to positive and the order of the 17 pulses should be completely reversed. Fig. 11 shows the circuit diagram of the pulse sequencing block, which consists of nine identical MUX (multiplexer) cells. Eight MUX cells are for 16 pulses driving SCs from C 1 to C 8 and a redundant MUX cell is added for the pulse φ 0 to ensure that all pulses have the same delay to avoid overlapping. Fig. 12 shows the circuit diagram of the switch control block, which consists of 35 analog CMOS switches in total, including 1 switch for φ 0 , 32 switches for the 8 SCs, and 2 additional switches to disconnect the system from the FBR during voltage flip instant. The eight SCs, C 1 − C 8 , are implemented on-chip with eight dual-MIM capacitor arrays and their capacitance can be adjusted externally according to the capacitance of the PT, C P . Since the electrode of the PT is split into four regions in this implementation, the resulting SC value should equal to C P /16 for optimal voltage flip performance. In this paper, the capacitor array for one SC can be set up to around 500 pF; hence, the system can support PTs with C P capacitance as high as 8 nF, which include most MEMS PTs and even some macroscopic PTs. Since the smallest capacitance of the SCs can be set to 8 pF, which corresponds to C P = 64 pF, the proposed system can also support most piezoelectric ultrasonic power receivers with C P between 10's and 100's pF. The density of the dual-MIM capacitor in this implementation is 4.1 fF/μm 2 . Main parasitic factors in this block include the parasitic capacitance added into the capacitor array and the parasitic resistance of the switches. The former introduces additional capacitance in the capacitor array resulting in a value of capacitance greater than the expected value for an optimal voltage flip efficiency. The latter increases the time constant for charging and discharging the SCs. However, due to the small capacitance of SCs, thanks to the SE design, and the low operating frequency (100's Hz), the switch resistance has little effect on the performance.
D. Switch Control and On-Chip Capacitor Arrays
IV. MEASUREMENT RESULTS
The proposed SE-SSHC interface circuit was designed and fabricated in a 0.18-μm HV CMOS process. The die photograph of the test chip is shown in Fig. 13 . To meet the high-voltage requirement, an extra mask has been used in the 0.18-μm CMOS process to add high-voltage thick-oxide transistors. In order to evaluate the proposed system, a MEMS PT with its electrode split into four regions was fabricated and the micrograph is shown in Fig. 14(a) . The PT was fabricated in a commercial MEMS foundry, MEMSCAP, using AlN as the piezoelectric material. Fig. 14(b) shows the open-circuit voltage amplitude (V OC ) by sweeping the excitation frequency around its natural frequency at a base acceleration level of 1.0 g. The total capacitance with the four regions connected in parallel is measured to be C P = 1.94 nF. The capacitance is reduced to 155 pF while the four regions are connected in series and this value is in the operational range of the on-chip SC arrays. Hence, the on-chip SC arrays should be configured to form an equivalent capacitor of around 155 pF. To achieve this, the switches D4, D1, and D0 in Fig. 12 are ON while the other switches are kept OFF. This results in an equivalent capacitor of around 152 pF. During the measurements with the proposed SE-SSHC rectifier, a shaker (LDS V406) was excited at the natural frequency of the MEMS PT at 219 Hz and driven by a sine wave from a function generator (Agilent 33250A) amplified by a power amplifier (LDS PA100E). Fig. 15 shows the measured waveforms of the voltage across the PT, V PT , while the numbers of enabled on-chip SCs are set to 1 and 8. It can be seen that there are spikes for voltage flip instants due to the increased V PT voltage (increased by four times) due to the series connection of the four electrode regions. In Fig. 15(a) , only one SC in the proposed rectifier is enabled. The zoom-in voltage flip instants for V PT flipped from positive to negative and from negative to positive are also shown in Fig. 15(a) and (b) . Before the voltage flip commences, the four regions are configured to a series connection and it can be observed that the voltage V PT is increased by four times. Then, the voltage flip commences and V PT is flipped in three phases. Since there is only one SC enabled, three switch pulses are generated to perform the voltage flip. After the voltage is flipped, the four electrode regions are configured back to a parallel connection. The results show that the voltage flip efficiency is around 31%.
The waveform while all the eight SCs are enabled is shown in Fig. 15(b) and, in this case, 17 pulses are needed to flip the voltage. The voltage flip efficiency, in this case, is measured to be around 71%. Fig. 16 shows the measured output power transferred into the capacitor C S connected at the output of the FBR. In Fig. 16(a) , the excitation level is fixed at a level such that the open-circuit zero-to-peak voltage is V OC = 2.5 V. The output voltage V S is varied from 0 to 6 V to show the maximum power points for all the cases. The voltage drop of the on-chip Schottky diodes forming the FBR is measured at around V D ≈ 0.25 V. The output power values of an FBR and the proposed SE-SSHC rectifier with one, two, four, and eight SCs enabled are measured and plotted. When using the on-chip FBR, it can be seen that the peak output power extracted by a passive FBR is 1.9 μW. After the SE-SSHC rectifier is turned ON with one SC enabled, the peak power is increased to 6.8 μW with 3.58× performance enhancement. This is because the voltage V PT is synchronously flipped and the flip efficiency is measured to be around 31%. While all the eight on-chip SCs are enabled, the peak power achieves 15.6 μW and the performance is enhanced by 8.2× compared with the FBR. An FBR built of four off-chip Schottky diodes is also used during measurement, as shown in Fig. 16(b) , and the diode voltage drop, in this case, is measured at around V D ≈ 0.05 V. Due to the lower voltage drop, the extracted power by a passive FBR is significantly increased. Although the power from the proposed SE-SSHC rectifier is increased as well, the performance improvement compared to the FBR is decreased due to the lower V D . The peak power values marked in Fig. 16(a) and (b) correspond to specific V S values. In order to achieve power at these optimal points, maximum power point tracking (MPPT) technique is required to dynamically adjust V S according to input excitation levels [11] , [26] . Fig. 16(c) shows the measured output power while the excitation level is varied from 0 to 3.4 g, which is equivalent to V OC voltage varying from 0 to 22 V. The reason for not keeping increasing the excitation level is because this is the highest level that the MEMS PT can tolerate before a fracture occurs. The measurement shows the highest possible power that the MEMS PT can provide and this value is measured to be 186 μW with the proposed SE-SSHC rectifier while eight on-chip SCs are enabled. Table II shows the performance comparisons between the proposed SE-SSHC rectifier and reported interface circuits for piezoelectric vibration energy harvesting. Among all the previously reported rectifiers, most of them require large inductors to perform voltage flip, which significantly increases the system size. Although Chen et al. [17] proposed an FCR achieving voltage flip with on-chip capacitors, this particular rectifier aims to work with PTs with extremely small C P capacitance. The proposed SE-SSHC rectifier achieves high-performance enhancement without using any inductors. In addition, thanks to the SE design, the proposed rectifier can serve PTs with much larger C P capacitance using small on-chip SC values to perform voltage flip.
V. CONCLUSION
This paper presents an SE-SSHC rectifier for piezoelectric energy harvesting which performs synchronous voltage flip using on-chip SCs. Compared with the conventional SSHC rectifier, the proposed circuit employs a PT with its electrode split into several regions and these regions are temporarily connected in series during voltage flip instants. With this topology, the effective capacitance of the PT is significantly decreased; hence, the required SCs for an SSHC rectifier are also significantly decreased such that they can be implemented on-chip. Compared with state-of-the-art rectifiers using inductors, the proposed circuit is fully integrated, which dramatically decreases the system volume, especially preferable for miniaturized energy harvesting systems. Compared with the recently reported FCR circuit, the proposed system can work with a wide variety of PTs with inherent capacitance values ranging from 10's pF to 1's nF.
